

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO	
09/776,387	02/02/2001	Stanley N. Protigal	2898.2US (88-070.7)	2208	
24247	7590 07/23/2003				
TRASK BR	ITT	EXAMINER			
P.O. BOX 25	50		OFFER A	ID (ED)	
SALT LAKE CITY, UT 84110			SEFER, AHMED N		
			ART UNIT	PAPER NUMBER	
			2826		
			DATE MAIL ED. 07/22/2002		

Please find below and/or attached an Office communication concerning this application or proceeding.

,		Applicati	on No.		Applicant(s)	
• •	_	09/776,3	09/776,387 Examiner		PROTIGAL ET AL.	
Office Action	Summary	Examine			Art Unit	
		A. Sefer			2826	ph
The MAILING DATE Period for Reply	of this communication	n appears on the	cover	sheet with the c	orrespondence a	ddress
A SHORTENED STATUT THE MAILING DATE OF - Extensions of time may be availat after SIX (6) MONTHS from the m - If the period for reply specified about - If NO period for reply is specified about - Failure to reply within the set or ey - Any reply received by the Office la earned patent term adjustment. S Status	THIS COMMUNICATION The under the provisions of 37 CF ailing date of this communication The isless than thirty (30) days, above, the maximum statutory potended period for reply will, by ster than three months after the part of the pa	ON. FR 1.136(a). In no evon. a reply within the state state will apply and wistatute cause the app	ent, howev utory minin Il expire S	rer, may a reply be tim num of thirty (30) days IX (6) MONTHS from	nely filed s will be considered time the mailing date of this (ily. communication.
1) Responsive to com	nmunication(s) filed on	<u>06 May 2003</u> .				
2a) This action is FINA	.L. 2b)⊠	This action is	non-fin	al.		
3) Since this applicati closed in accordan Disposition of Claims	on is in condition for al ce with the practice un	llowance excep nder <i>Ex part</i> e Q	t for for <i>uayle</i> , 1	mal matters, pro 1935 C.D. 11, 4	osecution as to tl 53 O.G. 213.	ne merits is
4)⊠ Claim(s) <u>1-10</u> is/are	pending in the applica	ation.				
4a) Of the above cla	im(s) is/are with	ndrawn from co	nsiderat	tion.		
5)⊠ Claim(s) <u>3-5 and 8-</u>	10 is/are allowed.					
6)⊠ Claim(s) <u>1,2,6 and 7</u>	is/are rejected.					
7) Claim(s) is/ar	e objected to.					
8) Claim(s) are	subject to restriction ar	nd/or election re	equirem	ient.		
Application Papers			•			
9)☐ The specification is o	bjected to by the Exan	miner.				
10)☐ The drawing(s) filed o	on is/are: a)□ a	accepted or b)	objected	to by the Exan	niner.	
Applicant may not re	quest that any objection t	to the drawing(s)	be held	in abeyance. Se	e 37 CFR 1.85(a).	
11)☐ The proposed drawin	g correction filed on _	is: a)∐ ar	proved	l b)□ disapprov	ved by the Examin	er.
_	d drawings are required i		ice actio	on.		
12) The oath or declaration	on is objected to by the	e Examiner.				
Priority under 35 U.S.C. §§ 1	19 and 120					•
13) Acknowledgment is	made of a claim for for	reign priority un	der 35 l	J.S.C. § 119(a)	-(d) or (f).	
a)□ All b)□ Some *	c) None of:					
1. Certified copie	s of the priority docum	nents have beer	receiv	ed.		
2. Certified copie	s of the priority docum	nents have beer	receiv	ed in Applicatio	n No	
3. ☐ Copies of the application * See the attached deta	certified copies of the partified copies of the partification of the international iled Office action for a	l Bureau (PCT I	Rule 17	.2(a)).		Stage
14) Acknowledgment is m						application)
a) ☐ The translation of 15) ☐ Acknowledgment is m	of the foreign language	provisional app	olication	has been rece	ived.	FF .32
ttachment(s)		-				
) Notice of References Cited (PTo) Notice of Draftsperson's Patent) Information Disclosure Stateme	Drawing Review (PTO-948))	5) 🔲 N		(PTO-413) Paper No atent Application (PT	
Patent and Trademark Office O-326 (Rev. 04-01)	Office	e Action Summary	,	F	Part of Paper No. 18	-

Art Unit: 2826

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in-
- (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effect under this subsection of a national application published under section 122(b) only if the international application designating the United States was published under Article 21(2)(a) of such treaty in the English language; or
- (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that a patent shall not be deemed filed in the United States for the purposes of this subsection based on the filing of an international application filed under the treaty defined in section 351(a).
- 2. Claim 1 is rejected under 35 U.S.C. 102(e) as being anticipated by Patel et al. US Patent No. 4,737,830.

Patel et al disclose (figs. 3-12 and claim 1) a semiconductor device system configured for electrical connection to external circuitry, the semiconductor device system comprising a carrier substrate 28; and a semiconductor device secured and operably coupled to the carrier substrate and including a semiconductor substrate having active circuit devices thereon; and an on-chip capacitor 16 including at least a portion thereof being formed in an active area of the semiconductor substrate, the on-chip capacitor being operably coupled between the active devices and the carrier substrate to provide filtering capacitance for the semiconductor device.

Art Unit: 2826

3. Claim 1 is rejected under 35 U.S.C. 102(b) as being anticipated by Hoashi (JP 61-269317)

Hoashi discloses in figs. 1-8 a semiconductor device system configured for electrical connection to external circuitry, the semiconductor device system comprising a carrier substrate; and a semiconductor device 12 secured and operably coupled to the carrier substrate and including a semiconductor substrate having active circuit devices thereon; and an on-chip capacitor C including at least a portion thereof being formed in an active area of the semiconductor substrate, the on-chip capacitor being operably coupled between the active devices and the carrier substrate to provide filtering capacitance for the semiconductor device.

4. Claim 2 is rejected under 35 U.S.C. 102(e) as being anticipated by Patel et al. US Patent No. 4,737,830.

Patel et al disclose (figs. 3-12 and claim 1) semiconductor device for operable connection to a carrier substrate, the semiconductor device comprising, a semiconductor substrate 28; active circuit devices on the semiconductor substrate; and a capacitor 16 having at least a portion thereof formed in an active area of the semiconductor substrate, the capacitor being operably coupled to the active circuit devices to provide filtering capacitance when the semiconductor device is operably connected to a carrier substrate.

5. Claim 6 is rejected under 35 U.S.C. 102(e) as being anticipated by Patel et al. US Patent No. 4,737,830.

Patel et al disclose (figs. 3-12 and claim 1) a semiconductor die assembly for connection to external circuitry, the semiconductor die assembly comprising a carrier substrate configured for providing power Vcc and ground Vss for at least one semiconductor die operably connected

Art Unit: 2826

thereto; and at least one semiconductor die connected to the carrier substrate and including a semiconductor substrate having active circuit elements formed on an active areas thereof; at least one capacitor 16 on the semiconductor substrate, at least a portion of the at least one capacitor being formed on the active area, the at least one capacitor operably connected to the active circuit elements to provide filtering capacitance the at least one semiconductor die.

6. Claim 7 is rejected under 35 U.S.C. 102(e) as being anticipated by Patel et al. US Patent No. 4,737,830.

Patel et al disclose (figs. 3-12 and claim 1) a semiconductor device for connection to a carrier substrate configured power Vcc and Vss thereto, the semiconductor device comprising a semiconductor substrate having active circuit elements formed on an active areas thereof; at least one capacitor 16 on the semiconductor substrate, at least a portion of the at least one capacitor being formed on the active area, the at least one capacitor operably connected to the active circuit elements to provide filtering capacitance therefore when the semiconductor device is operably connected to a carrier substrate.

Claim Rejections - 35 USC § 103

- 7. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 8. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Frankeny et al. US Patent No. 4,903,113 in view of RD 254042.

Art Unit: 2826

Frankeny et al disclose in figs. 1-7 a semiconductor device system configured for electrical connection to external circuitry, the semiconductor device system comprising a carrier substrate 64; and a semiconductor device 70 secured and operably coupled to the carrier substrate and including a semiconductor substrate having active circuit devices thereon; and an a chip capacitor 58, the chip capacitor being operably coupled between the active devices and the carrier substrate, but do not disclose an on-chip capacitor.

RD 254042 teaches the benefit of on-chip capacitors as an alternative to off-chip capacitor.

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to employ on-chip capacitors since that would minimize series inductance and provide an effective noise filtering means via bypass capacitor.

9. Claim 1 is rejected under 35 U.S.C. 103(a) as being unpatentable over Clayton US Patent No. 4,656,605 in view of RD 254042.

Clayton discloses (see figs. 1 and 2 and col. 2, lines 42-48) a semiconductor device system configured for electrical connection to external circuitry, the semiconductor device system comprising a carrier substrate; and a semiconductor device 10 secured and operably coupled to the carrier substrate and including a semiconductor substrate having active circuit devices thereon; and a chip capacitor 33, the chip capacitor being operably coupled between the active devices, but do not disclose an on-chip capacitor.

RD 254042 teaches the benefit of on-chip capacitors as an alternative to off-chip capacitor.

Art Unit: 2826

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to employ on-chip capacitors since that would minimize series inductance and provide an effective noise filtering means via bypass capacitor.

10. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Clayton US Patent No. 4,656,605 in view of RD 254042.

Clayton discloses (see figs. 1 and 2 and col. 2, lines 42-48) a semiconductor device for operable connection to a carrier substrate, the semiconductor device comprising, a semiconductor substrate; active circuit devices 10-18 on the semiconductor substrate; and a capacitor 33, the capacitor being operably coupled to the active circuit devices, but does not specifically disclose a capacitor being formed in an active area of a semiconductor substrate.

RD 254042 teaches the benefit of forming a capacitor in an active area of a semiconductor substrate.

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to form a capacitor in an active area of a semiconductor substrate.

since that would minimize series inductance and provide an effective noise filtering means via bypass capacitors.

11. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Frankeny et al. US Patent No. 4,903,113 in view of RD 254042.

Frankeny et al disclose in figs. 1-7 a semiconductor die assembly for connection to external circuitry, the semiconductor die assembly comprising a carrier substrate configured for providing power 60 and ground 62 for at least one semiconductor die 70

Art Unit: 2826

operably connected thereto; and at least one semiconductor die connected to the carrier substrate and including a semiconductor substrate having active circuit elements formed on an active areas thereof; at least one capacitor 58 on the semiconductor substrate, at least one capacitor operably connected to the active circuit elements, but do not specifically disclose a capacitor being formed in an active area of semiconductor substrate.

RD 254042 teaches the benefit of forming a capacitor in an active area of a semiconductor substrate.

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to form a capacitor in an active area of a semiconductor substrate.

since that would minimize series inductance and provide an effective noise filtering means via bypass capacitors.

12. Claim 7 is rejected under 35 U.S.C. 103(a) as being unpatentable over Frankeny et al. US Patent No. 4,903,113 in view of RD 254042.

Frankeny et al disclose in figs. 1-7 a semiconductor device for connection to a carrier substrate configured power 60 and ground 62 thereto, the semiconductor device comprising a semiconductor substrate having active circuit elements formed on an active areas thereof; at least one capacitor 58 on the semiconductor substrate, at least one capacitor operably connected to the active circuit elements, but do not specifically disclose a capacitor being formed in an active area of semiconductor substrate.

RD 254042 teaches the benefit of forming a capacitor in an active area of a semiconductor substrate.

Art Unit: 2826

Therefore, it would have been obvious to one skilled in the art at the time the invention was made to form a capacitor in an active area of a semiconductor substrate.

since that would minimize series inductance and provide an effective noise filtering means via bypass capacitors.

Allowable Subject Matter

13. Claims 3-6 and 8-10 are allowed.

Conclusion

- 14. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
 - a. Muggli et al. USPN 4,720,467 disclose an IC device with on-chip capacitor.
 - b. Heeren USPN 3,893,146 disclose a Memory device including on-chip capacitors.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to A. Sefer whose telephone number is (703) 605-1227.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nathan J Flynn can be reached on (703) 308-6601.

ANS

July 16, 2003

PER GEORY PATENT EXAMINER TECHNOLOGY CENTER 2800